Datum 971001

Allt mellan antenn och jord

HÄMTFAX

+46 8 735 35 33

## **PRODUKTINFORMATION FRÅN**

FAX ON DEMAND

+46 8 735 35 29

TEKNISK INFORMATION +46 8 735 35 15 ORDERTEL +46 8 735 35 35 ORDERFAX +46 8 730 30 88 Wi reserverar oss mot fel samt förbehåller oss rätten till ändringar utan föregående meddelande ——

INT

http://www.elfa.se

ELFA

4

 ELFA artikelnr.
 Antal sidor: 17

 73-735-58
 M27C1001-12F6 128Kx8 EPROM
 73-737-56
 M27C1001-12C6 128Kx8 OTP

 73-737-49
 M27C1001-10C1 128Kx8 OTP
 Other states and states and

# SKYTECH



## M27C1001

## 1 Megabit (128K x 8) UV EPROM and OTP EPROM

- FAST ACCESS TIME: 45ns
- LOW POWER "CMOS" CONSUMPTION:
  - Active Current 30mA
  - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.75V
- ELECTRONIC SIGNATURE for AUTOMATED PROGRAMMING
- PROGRAMMING TIMES of AROUND 12sec. (PRESTO II ALGORITHM)


#### DESCRIPTION

The M27C1001 is a high speed 1 Megabit UV erasable and electrically programmable EPROM ideally suited for microprocessor systems requiring large programs. It is organized as 131,072 by 8 bits.


The Window Ceramic Frit-Seal Dual-in-Line and Leadless Chip Carrier packages have transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure. For applications where the content is programmed only one time and erasure is not required, the M27C1001 is offered in both Plastic Dual-in-Line, Plastic Leaded Chip Carrier and Plastic Thin Small Outline packages.

#### Table 1. Signal Names

A0 - A16	Address Inputs
Q0 - Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
P	Program
V <sub>PP</sub>	Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground



#### Figure 1. Logic Diagram







Figure 2A. DIP Pin Connections


Warning: NC = Not Connected.

#### Figure 2C. TSOP Pin Connections



Warning: NC = Not Connected.

Figure 2B. LCC Pin Connections



Warning: NC = Not Connected.

#### **DEVICE OPERATION**

The modes of operation of the M27C1001 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for VPP and 12V on A9 for Electronic Signature.

#### **Read Mode**

The M27C1001 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time  $(t_{AVQV})$  is equal to the delay from  $\overline{E}$  to output  $(t_{ELQV})$ . Data is available at the output after a delay of tGLQV from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least tavgv-tgLgv.

#### Standby Mode

The M27C1001 has a standby mode which reduces the active current from 30mA to 100µA. The M27C1001 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.

SGS-THOMSON Á7/

Table 2. Abs	olute Maximum	Ratings <sup>(1)</sup>
--------------	---------------	------------------------

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	–50 to 125	°C
T <sub>STG</sub>	Storage Temperature	–65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltages (except A9)	–2 to 7	V
Vcc	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-2 to 13.5	V
Vpp	Program Supply Voltage	-2 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is Vcc +0.5V with possible overshoot to Vcc +2V for a period less than 20ns.

#### Table 3. Operating Modes

Mode	Ē	<b>ا</b> ت	Ρ	A9	VPP	Q0 - Q7
Read	VIL	VIL	X	Х	$V_{CC}$ or $V_{SS}$	Data Out
Output Disable	VIL	Vih	Х	X	V <sub>CC</sub> or V <sub>SS</sub>	Hi-Z
Program	VIL	Vih	VIL Pulse	Х	V <sub>PP</sub>	Data In
Verify	VIL	VIL	VIH	X	V <sub>PP</sub>	Data Out
Program Inhibit	VIH	Х	Х	Х	V <sub>PP</sub>	Hi-Z
Standby	VIH	Х	Х	X	V <sub>CC</sub> or V <sub>SS</sub>	Hi-Z
Electronic Signature	VIL	VIL	VIH	VID	V <sub>CC</sub>	Codes

Note: X = V<sub>IH</sub> or V<sub>IL</sub>, V<sub>ID</sub> =  $12V \pm 0.5V$ 

#### Table 4. Electronic Signature

	5									
Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	QÛ	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	0	0	0	0	0	1	0	1	05h
						EU		ΚU		IG

#### **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows :


- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.


For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.



Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V





#### Table 6. Capacitance<sup>(1)</sup> ( $T_A = 25 \circ C$ , f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Мах	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF
Note: 1. Sampled on	y, not 100% tested.				

SGS-THOMSON

#### System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between V<sub>CC</sub> and V<sub>SS</sub>. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

 Table 7. Read Mode DC Characteristics <sup>(1)</sup>

  $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
lu	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±10	μΑ
ILO	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
lcc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		30	mA
Icc1	Supply Current (Standby) TTL	E = VIH		1	mA
Icc2	Supply Current (Standby) CMOS	$\overline{E}$ > V <sub>CC</sub> – 0.2V		100	μΑ
IPP	Program Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μA
VIL	Input Low Voltage		-0.3	0.8	V
VIH <sup>(2)</sup>	Input High Voltage		2	Vcc + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
VOH	Output High Voltage CMOS	I <sub>OH</sub> = –100µА	V <sub>CC</sub> – 0.7V		V

Note: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP. 2. Maximum DC voltage on Output is Vcc +0.5V.

#### Table 8A. Read Mode AC Characteristics<sup>(1)</sup>

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

						M27C	:1001			
Symbol	Alt	Parameter	Test Condition	-45	5 <sup>(3)</sup>	-6	0	-7	70	Unit
				Min	Мах	Min	Max	Min	Max	
t <sub>AVQV</sub>	tACC	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		45		60		70	ns
t <sub>ELQV</sub>	tCE	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		45		60		70	ns
<b>t</b> GLQV	toe	Output Enable Low to Output Valid	Ē = VIL		25		30		35	ns
tehqz <sup>(2)</sup>	tDF	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	25	0	30	0	30	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	tDF	Output Enable High to Output Hi-Z	Ē = VIL	0	25	0	30	ο	30	ns
t <sub>AXQX</sub>	t <sub>ОН</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

Sampled only, not 100% tested.
In case of 45ns speed see High Speed AC measurament conditions.




#### Table 8B. Read Mode AC Characteristics<sup>(1)</sup>

(T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; V<sub>CC</sub> = 5V  $\pm$  5% or 5V  $\pm$  10%; V<sub>PP</sub> = V<sub>CC</sub>)

							M270	:1001				
Symbol	Alt	Parameter	Test Condition	-8	30	-9	0	-1	10	-	/-15/ /-25	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		80		90		100		120	ns
t <sub>ELQV</sub>	tCE	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		80		90		100		120	ns
tGLQV	tOE	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		40		45		50	/	60	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	tDF	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	0	40	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	0	40	ns
taxqx	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms



SGS-THOMSON

Á7/

#### Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C1001 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to

change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27C1001 is in the programming mode when  $V_{pp}$  input is at 12.75V, E is at  $V_{IL}$  and  $\overline{P}$  is pulsed to  $V_{IL}$ . The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.  $V_{CC}$  is specified to be 6.25V  $\pm$  0.25V.

# Table 9. Programming Mode DC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = 6.25V $\pm$ 0.25V; V<sub>PP</sub> = 12.75V $\pm$ 0.25V)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μA
Icc	Supply Current			50	mA
IPP	Program Current	$\overline{E} = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.3	0.8	V
ViH	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>он</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
VID	A9 Voltage		11.5	12.5	V

Note: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

# Table 10. Programming Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = $6.25V \pm 0.25V$ ; V<sub>PP</sub> = $12.75V \pm 0.25V$ )

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVPL</sub>	t <sub>AS</sub>	Address Valid to Program Low		2		μs
t <sub>QVPL</sub>	t <sub>DS</sub>	Input Valid to Program Low		2		μs
t <sub>VPHPL</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Program Low		2		μs
t <sub>VCHPL</sub>	tvcs	V <sub>CC</sub> High to Program Low		2		μs
telpl	tces	Chip Enable Low to Program Low		2		μs
<b>t</b> PLPH	tpw	Program Pulse Width		95	105	μs
<b>t</b> PHQX	t <sub>DH</sub>	Program High to Input Transition		2		μs
tqxgL	toes	Input Transition to Output Enable Low		2		μs
tGLQV	tOE	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub> (2)	tDFP	Output Enable High to Output Hi-Z		0	130	ns
tghax	t <sub>AH</sub>	Output Enable High to Address Transition	ELEC	T oR (	O N I	ns

Notes: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

2. Sampled only, not 100% tested.







Figure 6. Programming and Verify Modes AC Waveforms

#### Figure 7. Programming Flowchart



#### PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed, with a guaranteed margin, in a typical time of 13 seconds. Programming with PRESTO II involves in applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogrampulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

#### Program Inhibit

Programming of multiple M27C1001s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C1001 may be common. A TTL low level pulse applied to a M27C1001's  $\overline{P}$  input, with  $\overline{E}$  low and V<sub>PP</sub> at 12.75V, will program that M27C1001. A high level  $\overline{E}$  input inhibits the other M27C1001s from being programmed.

#### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{E}$ and  $\overline{G}$  at V<sub>IL</sub>,  $\overline{P}$  at V<sub>IH</sub>, V<sub>PP</sub> at 12.75V and V<sub>CC</sub> at 6.25V.

SGS-THOMSON

#### **On-Board Programming**

The M27C1001 can be directly programmed in the application circuit. See the relevant Application Note AN620.

#### **Electronic Signature**


The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C1001. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C1001, with VPP=Vcc=5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode.

Byte 0 (A0= $V_{IL}$ ) represents the manufacturer code and byte 1 (A0= $V_{IH}$ ) the device identifier code. For the SGS-THOMSON M27C1001, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.

#### **ERASURE OPERATION (applies to UV EPROM)**

The erasure characteristics of the M27C1001 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C1001 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C1001 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C1001 window to prevent unintentional erasure. The recommended erasure procedure for the M27C1001 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 µW/cm<sup>2</sup> power rating. The M27C1001 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.





For a list of available options (Speed, Vcc Tolerance, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.




**ORDERING INFORMATION SCHEME** 

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			5.71			0.225
A1		0.50	1.78		0.020	0.070
A2		3.90	5.08		0.154	0.200
В		0.40	0.55		0.016	0.022
B1		1.27	1.52		0.050	0.060
С		0.22	0.31		0.009	0.012
D			42.78			1.684
E		15.40	15.80		0.606	0.622
E1		14.50	14.90		0.571	0.587
e1	2.54	-	_	0.100	_	Ι
e3	38.10	-	_	1.500	-	I
eA		16.17	18.32		0.637	0.721
L		3.18	4.10		0.125	0.161
S		1.52	2.49		0.060	0.098
Ø	9.65	_	_	0.380	-	-
α		<b>4</b> °	15°		4°	15°
Ν		32			32	

## FDIP32W - 32 pin Ceramic Frit-seal DIP, with window

FDIP32W






Symb	mm			inches		
	Тур	Min	Мах	Тур	Min	Мах
А			2.28			0.090
В		0.51	0.71		0.020	0.028
D		11.23	11.63		0.442	0.458
E		13.72	14.22		0.540	0.560
е	1.27	-	-	0.050	-	_
e1		0.39	-		0.015	_
e2	7.62	_	_	0.300	-	_
e3	10.16	-	_	0.400	-	_
h	1.02	-	_	0.040	-	_
j	0.51	-	_	0.020	-	_
L		1.14	1.40		0.045	0.055
L1		1.96	2.36		0.077	0.093
К		10.50	10.80		0.413	0.425
K1		8.03	8.23		0.316	0.324

#### LCCC32W - 32 lead Leadless Ceramic Chip Carrier, square window

LCCC32W



SGS-THOMSON


57

Drawing is not to scale

Symb	mm			inches		
Cynns	Тур	Min	Max	Тур	Min	Мах
А			4.83			0.190
A1		0.38	_		0.015	_
A2	_	_	-	-	_	_
В		0.41	0.51		0.016	0.020
B1		1.14	1.40		0.045	0.055
С	Second 1	0.20	0.30		0.008	0.012
D		41.78	42.04		1.645	1.655
E		15.24	15.88		0.600	0.625
E1		13.46	13.97		0.530	0.550
e1	2.54	- /	-	0.100	-	_
eA	15.24	-	_	0.600	-	_
L		3.18	3.43		0.125	0.135
S		1.78	2.03		0.070	0.080
α		0°	15°		0°	15°
N		32			32	

#### PDIP32 - 32 lead Plastic DIP, 600 mils width


PDIP32



Symb	mm			inches		
	Тур	Min	Мах	Тур	Min	Мах
А		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
E		14.86	15.11		0.585	0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
е	1.27	_	-	0.050	-	_
N		32			32	
Nd		7			7	
Ne		9			9	
CP			0.10			0.004

#### PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

PLCC32




Drawing is not to scale

SGS-THOMSON 57

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.17		0.002	0.006
A2		0.95	1.50		0.037	0.059
В		0.15	0.27		0.006	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
E		7.90	8.10		0.311	0.319
е	0.50	-	_	0.020	_	_
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N		32			32	
CP			0.10			0.004

## TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20mm

TSOP32



Drawing is not to scale





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.



16/16